Resultaten visas 1 - 10 / 1744
resultat / per sida
Vilka publikationsuppgifter finns i tjänsten?
Publikationens namn
Upphovspersoner
Publikationskanal
År

A 2.5V 0.5 micron CMOS Delay Locked Loop

Referentgranskad
Lindfors, S.; Halonen, K.
-1997

A low-power phase-locked loop for UWB applications

Referentgranskad
Rapinoja, Tapio; Stadious, Kari; Halonen, Kari
Analog Integrated Circuits and Signal Processing2008

A Low-Power Phase-Locked Loop for UWB Applications

Referentgranskad
Rapinoja, Tapio; Stadius, K.; Halonen, K.
-2006

Narrowband digital phase locked loop using delta operator filters

Referentgranskad
Kauraniemi, Juha; Vuori, J.
-1997

Implementation of a Digital Phase-Locked Loop Using CORDIC Algorithm

Referentgranskad
Vuori, J.
-1996

Multiplying Delay Locked Loop (MDLL) in Time-to-Digital Conversion

Referentgranskad
DOI
10.1109/IMTC.2009.5168642
Jansson Jussi-Pekka, Mäntyniemi Antti, Kostamovaara Juha
-2009

All-Digital Phase-Locked Loop for Radio Frequency Synthesis

Öppen tillgång
Xu, Liangge
Aalto University2014

A 2GHz Phase-Locked Loop Frequency Synthesizer with On-Chip VCO

Referentgranskad
Vikla, J.; Lindfors, S.; Routama, J.; Halonen, K.
-1997

All-digital phase-locked loop in 40 nm CMOS for 5.8 Gbps serial link transmitter

Referentgranskad
Öppen tillgång
DOI
10.1109/ECCTD.2015.7300035
Antonov, Yury; Tikka, Tero; Stadius, Kari; Ryynänen, Jussi
European conference on circuit theory and design2015

Fractional-N open-loop digital frequency synthesizer with a post-modulator for jitter reduction

Referentgranskad
Öppen tillgång
DOI
10.1109/RFIC.2016.7508268
Rapinoja, Tapio; Antonov, Yury; Stadius, Kari; Ryynänen, Jussi
IEEE Radio Frequency Integrated Circuits Symposium2016

A 2.5V 0.5 micron CMOS Delay Locked Loop

Referentgranskad
1997

A low-power phase-locked loop for UWB applications

Referentgranskad
2008

A Low-Power Phase-Locked Loop for UWB Applications

Referentgranskad
2006

Narrowband digital phase locked loop using delta operator filters

Referentgranskad
1997

Implementation of a Digital Phase-Locked Loop Using CORDIC Algorithm

Referentgranskad
1996

Multiplying Delay Locked Loop (MDLL) in Time-to-Digital Conversion

Referentgranskad
DOI
10.1109/IMTC.2009.5168642
2009

All-Digital Phase-Locked Loop for Radio Frequency Synthesis

Öppen tillgång
2014

A 2GHz Phase-Locked Loop Frequency Synthesizer with On-Chip VCO

Referentgranskad
1997

All-digital phase-locked loop in 40 nm CMOS for 5.8 Gbps serial link transmitter

Referentgranskad
Öppen tillgång
DOI
10.1109/ECCTD.2015.7300035
2015

Fractional-N open-loop digital frequency synthesizer with a post-modulator for jitter reduction

Referentgranskad
Öppen tillgång
DOI
10.1109/RFIC.2016.7508268
2016